StoryNote logo

i am doing static timing analysis using openSTA, and i got certain violations at some corners.Can somebody suggest me some ways to remove these violations

by /u/Guptasanchit in /r/FPGA

Upvotes: 5

Favorite this post:
Mark as read:
Your rating:
Add this post to a custom list

StoryNote©

Reddit is a registered trademark of Reddit, Inc. Use of this trademark on our website does not imply any affiliation with or endorsement by Reddit, Inc.