StoryNote logo

If I design redundant logic gate circuit in Quartus, when I compile it, does it help simplify the circuit into simplified equivalent version? If so, what is the technique that it used? Is it Prime Implicant technique?

by /u/Yossiri in /r/FPGA

Upvotes: 1

Favorite this post:
Mark as read:
Your rating:
Add this post to a custom list

StoryNote©

Reddit is a registered trademark of Reddit, Inc. Use of this trademark on our website does not imply any affiliation with or endorsement by Reddit, Inc.