How do I formally verify a higher-level module containing with PSL / SymbiYosys?

by /u/a_mighty_burger in /r/FPGA

Upvotes: 8

Favorite this post:

Mark as read:

Your rating:

Add this post to a custom list