StoryNote
Log in
|
Sign up
/r/FPGA
Year:
All
2024
Show search filters
Search by title:
Search by author:
Hide posts already read
Only show posts with narrations
Nexys A7 help
2 upvotes
•
NG-Lightning007
Mark as read:
--
10
9
8
7
6
5
4
3
2
1
0
Add to a list
what are the needed interfaces for reading and writing addresses from ultracsale+ over PCIe
2 upvotes
•
Necessary_Buddy_4328
Mark as read:
--
10
9
8
7
6
5
4
3
2
1
0
Add to a list
Error when trying to simulate on modelsim.
1 upvotes
•
NKNV
Mark as read:
--
10
9
8
7
6
5
4
3
2
1
0
Add to a list
[Synth 8-8891] ... is already declared
1 upvotes
•
fetage
Mark as read:
--
10
9
8
7
6
5
4
3
2
1
0
Add to a list
Project on AI accelerators
1 upvotes
•
Adventurous-Cunt007
Mark as read:
--
10
9
8
7
6
5
4
3
2
1
0
Add to a list
Review my cv
1 upvotes
•
Thaundraug
Mark as read:
--
10
9
8
7
6
5
4
3
2
1
0
Add to a list
"How to Connect Two HSMC Expansion Modules to a DE2i-150 Board?"
1 upvotes
•
reyserpiece
Mark as read:
--
10
9
8
7
6
5
4
3
2
1
0
Add to a list
Verilator "Undefined Reference" Issue
1 upvotes
•
Never__Unknown
Mark as read:
--
10
9
8
7
6
5
4
3
2
1
0
Add to a list
Help
1 upvotes
•
content404guy
Mark as read:
--
10
9
8
7
6
5
4
3
2
1
0
Add to a list
If I design redundant logic gate circuit in Quartus, when I compile it, does it help simplify the circuit into simplified equivalent version? If so, what is the technique that it used? Is it Prime Implicant technique?
1 upvotes
•
Yossiri
Mark as read:
--
10
9
8
7
6
5
4
3
2
1
0
Add to a list
Title
Upvotes
Author
Mark as read
Favorited
Rating
Add to a list
Nexys A7 help
2
NG-Lightning007
--
10
9
8
7
6
5
4
3
2
1
0
what are the needed interfaces for reading and writing addresses from ultracsale+ over PCIe
2
Necessary_Buddy_4328
--
10
9
8
7
6
5
4
3
2
1
0
Error when trying to simulate on modelsim.
1
NKNV
--
10
9
8
7
6
5
4
3
2
1
0
[Synth 8-8891] ... is already declared
1
fetage
--
10
9
8
7
6
5
4
3
2
1
0
Project on AI accelerators
1
Adventurous-Cunt007
--
10
9
8
7
6
5
4
3
2
1
0
Review my cv
1
Thaundraug
--
10
9
8
7
6
5
4
3
2
1
0
"How to Connect Two HSMC Expansion Modules to a DE2i-150 Board?"
1
reyserpiece
--
10
9
8
7
6
5
4
3
2
1
0
Verilator "Undefined Reference" Issue
1
Never__Unknown
--
10
9
8
7
6
5
4
3
2
1
0
Help
1
content404guy
--
10
9
8
7
6
5
4
3
2
1
0
If I design redundant logic gate circuit in Quartus, when I compile it, does it help simplify the circuit into simplified equivalent version? If so, what is the technique that it used? Is it Prime Implicant technique?
1
Yossiri
--
10
9
8
7
6
5
4
3
2
1
0
«
<
>
»
Page
of 11
Go
StoryNote