StoryNote
Log in
|
Sign up
/u/Guptasanchit's posts
Year:
All
2024
Show search filters
Search by title:
Hide posts already read
Only show posts with narrations
i am doing static timing analysis using openSTA, and i got certain violations at some corners.Can somebody suggest me some ways to remove these violations
5 upvotes
•
r/FPGA
Mark as read:
--
10
9
8
7
6
5
4
3
2
1
0
Add to a list
i am doing static timing analysis using openSTA, and i got certain violations at some corners.Can somebody suggest me some ways to remove these violations
5 upvotes
•
r/chipdesign
Mark as read:
--
10
9
8
7
6
5
4
3
2
1
0
Add to a list
Title
Upvotes
Subreddit
Mark as read
Favorited
Rating
Add to a list
i am doing static timing analysis using openSTA, and i got certain violations at some corners.Can somebody suggest me some ways to remove these violations
5
FPGA
--
10
9
8
7
6
5
4
3
2
1
0
i am doing static timing analysis using openSTA, and i got certain violations at some corners.Can somebody suggest me some ways to remove these violations
5
chipdesign
--
10
9
8
7
6
5
4
3
2
1
0
«
<
>
»
Page
of 1
Go
StoryNote