StoryNote
Log in
|
Sign up
/r/FPGA
Year:
All
2024
Show search filters
Search by title:
Search by author:
Hide posts already read
Only show posts with narrations
[HELP] DMA is driving me clinically insane
11 upvotes
•
brh_hackerman
Mark as read:
--
10
9
8
7
6
5
4
3
2
1
0
Add to a list
Looking for an FPGA Lattice Engineer (fully remote, start ASAP)
10 upvotes
•
Puzzleheaded-Row3763
Mark as read:
--
10
9
8
7
6
5
4
3
2
1
0
Add to a list
Looking for Advice on how to approach RISCV Design Space Exploration Project
8 upvotes
•
Schinkeweckle
Mark as read:
--
10
9
8
7
6
5
4
3
2
1
0
Add to a list
Interfacing a fast FPGA with slow/async SRAM
8 upvotes
•
ehb64
Mark as read:
--
10
9
8
7
6
5
4
3
2
1
0
Add to a list
Looking for slides of this CS61C class.
8 upvotes
•
fetage
Mark as read:
--
10
9
8
7
6
5
4
3
2
1
0
Add to a list
How do I formally verify a higher-level module containing with PSL / SymbiYosys?
8 upvotes
•
a_mighty_burger
Mark as read:
--
10
9
8
7
6
5
4
3
2
1
0
Add to a list
How to get into FPGA stuff as a Signal Processing person
7 upvotes
•
quartz_referential
Mark as read:
--
10
9
8
7
6
5
4
3
2
1
0
Add to a list
What would you learn next after completing the Nandland book?
7 upvotes
•
PianistAdditional
Mark as read:
--
10
9
8
7
6
5
4
3
2
1
0
Add to a list
is it possible to have an Internal Reset pin for PCIe End Point (ultrascale+)
6 upvotes
•
Necessary_Buddy_4328
Mark as read:
--
10
9
8
7
6
5
4
3
2
1
0
Add to a list
Use of HLS in HFT firms
6 upvotes
•
Wonderful-Cash7275
Mark as read:
--
10
9
8
7
6
5
4
3
2
1
0
Add to a list
Title
Upvotes
Author
Mark as read
Favorited
Rating
Add to a list
[HELP] DMA is driving me clinically insane
11
brh_hackerman
--
10
9
8
7
6
5
4
3
2
1
0
Looking for an FPGA Lattice Engineer (fully remote, start ASAP)
10
Puzzleheaded-Row3763
--
10
9
8
7
6
5
4
3
2
1
0
Looking for Advice on how to approach RISCV Design Space Exploration Project
8
Schinkeweckle
--
10
9
8
7
6
5
4
3
2
1
0
Interfacing a fast FPGA with slow/async SRAM
8
ehb64
--
10
9
8
7
6
5
4
3
2
1
0
Looking for slides of this CS61C class.
8
fetage
--
10
9
8
7
6
5
4
3
2
1
0
How do I formally verify a higher-level module containing with PSL / SymbiYosys?
8
a_mighty_burger
--
10
9
8
7
6
5
4
3
2
1
0
How to get into FPGA stuff as a Signal Processing person
7
quartz_referential
--
10
9
8
7
6
5
4
3
2
1
0
What would you learn next after completing the Nandland book?
7
PianistAdditional
--
10
9
8
7
6
5
4
3
2
1
0
is it possible to have an Internal Reset pin for PCIe End Point (ultrascale+)
6
Necessary_Buddy_4328
--
10
9
8
7
6
5
4
3
2
1
0
Use of HLS in HFT firms
6
Wonderful-Cash7275
--
10
9
8
7
6
5
4
3
2
1
0
«
<
>
»
Page
of 11
Go
StoryNote